Universal-Vdd 0.65-2.0-V 32-Kb Cache Using a Voltage-Adapted Timing-Generation Scheme and lithographicaliy Symmetrical Celi

By: Material type: ArticleArticleDescription: 1738-1744 pSubject(s): In: IEEE Journal of Solid-State Circuits
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.36, No.11 (Nov. 2001) Available

Visit counter For Websites

Copyright © 
Engr Abul Kalam Library, NEDUET, 2024