Your search returned 11 results.

Results
		Modeling, Design and Characterization of a New Low-Jitter Analog Dual Tuning Lc-Vco Pli Architecture by Nonis, Roberto Dalt, Nicola Da Source: IEEE Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A 10-Gb/S 16:1 Multiplexer and 10-Ghz Clock Synthesizer in 0.25-Um Sige Bicmos by Cong, Hong-Ih Logan, Shawn M Source: IEEE Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization by lim, Kyoohyun Park, Chan-Hong Source: IEEE Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A 250-Mb/S/Pin, 1-Gb Double-Data-Rate Sdram with a Bidirectional Delay and an Interbank Shared Redundancy Scheme by Takai, Yasuhiro Fujita, Mamoru Source: IEEE Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A 2.5-10-Ghz Clock Multipleier Unit with 0.22-Ps Rms Jitter in Standard 0.18-Um Cmos by Van De Beek, Remco C.H Vaucher, Cicero S Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A 1-V 5.2-Ghz Cmos Synthesizer for Wlan Applications by Leung, Gerry C.T Luong, Howard C Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		Resonant Clocking Using Distributed Parasitic Capacitance by Drake, Alan J Nowka, Devin J Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A Subpicosecond Jitter Pll for Clock Generation in 0.12-Um Digital Cmos by Dalton, D Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		Fast Frequency Acquisition Phase-Frequency Detectors for Gsamples/S Phase-Locked Loops by Mansuri, Mozhgan Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		A Low-Power Small-Area =7.28-Ps Jitter 1-Ghz Dll-Based Clock Generator by Kim, Chulwoo Hwang, In-Chul Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article
		Design of A Wide-Band Frequency Synthesizer Based on Tdc and Dvc Techniques by Hsu, A. T Wang, C-Y Source: Ieee Journal of Solid-State Circuits Material type: Article; Format: print Availability: Items available for loan: Engr Abul Kalam Library (1). Request article

Report a problem