TY  - SER
AU  - Riess, B.M
AU  - Frohlich, N
TI  - A New Approach  for  Parrllel Simulation of Vlsi Circuits on A Transistor Level
KW  - Analog
KW  - Circuit Simulation
ER  -