Benini, L <br/><br/>
Glitch Power Minimization By Selective Gate Freezing 

 - 287-298 p. 
<br/><br/><label>Subjects--Topical Terms: </label><br/>Cmos Digital Integrated Circuits,