Guerrero, D. Bellido, M. J.

Automated Performance Evaluation of Skew-tolerant Clocking Schemes - 819-842 p.


Clock Skew tolerance
High Speed Cmos Design
Low Power