TY  - SER
AU  - Yamashita, K
AU  - Odanaka, Shinji
TI  - Interconnect Scaling Scenario Using a Chip Level Interconnect Model
KW  - Chip Seal
KW  - Design Methodology
KW  - Interconnect
ER  -