on-Chip Esd Protection Design with Substrate-Triggered Technique for Mixed-Voltage I/O Circuits in Subquarter-Micrometer Cmos Process

By: Material type: ArticleArticleDescription: 1628-1636 pSubject(s): In: Ieee Transactions on Electron Devices
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.51, No.10 (Oct. 2004) Available

Visit counter For Websites

Copyright © 
Engr Abul Kalam Library, NEDUET, 2024