Interconnect Scaling Scenario Using a Chip Level Interconnect Model

By: Material type: ArticleArticleDescription: 90-96 pSubject(s): In: IEEE Transactions on Electron Devices
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.47, No.01 (Jan. 2000) Available