Normal view MARC view ISBD view

A 0.5 V Single Power Supply Operated High-Speed Boosted and offset-Grounded Data Storage (Bogs) Sram Cell Architecture.

Akamatsu, H Iwata, T Yamauchi, H

A 0.5 V Single Power Supply Operated High-Speed Boosted and offset-Grounded Data Storage (Bogs) Sram Cell Architecture. - 377-387 p.

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)