Normal view MARC view ISBD view

Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors.

Bellas, N

Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors. - 317-326 p.

Subjects--Topical Terms:
Low-Power Design, Memory,

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)