Normal view MARC view ISBD view

Low-Complexity Bit-Paralalel Systolic Architecture for Computing Ab2 + C in A Class of Finite Field Gf(2m)

Lee, Y. C.

Low-Complexity Bit-Paralalel Systolic Architecture for Computing Ab2 + C in A Class of Finite Field Gf(2m) - 519-522 p.

Subjects--Topical Terms:
Vlsi Digital Circuits and Systems

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)