Normal view MARC view ISBD view

Low-Jitter Clock Multiplication: A Comparison Between Plls and Dlls

Van De Beek, R. C. H.

Low-Jitter Clock Multiplication: A Comparison Between Plls and Dlls - 555-566 p.

Subjects--Topical Terms:
Analog Circuits and Signal Processing

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)