Normal view MARC view ISBD view

An All-Digital Phase-Locked Loop for High-Speed Clock Generation

Chung, Ching-Che Lee, Chen-Yi

An All-Digital Phase-Locked Loop for High-Speed Clock Generation - 347-351 p.

Subjects--Topical Terms:
Hdl
Frequency Synthesizer
Low Jitter

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)