Normal view MARC view ISBD view

Fast Paraliel Algorithms for Binary Multiplication and Their Implementation on Systolic Architectures

Sinha, B. P Srimani, Pradip K.

Fast Paraliel Algorithms for Binary Multiplication and Their Implementation on Systolic Architectures - 424-431 p.

Subjects--Topical Terms:
Binary Multiplication
Column Compression
Precarry Addition

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)