Built in Test for VLSI Pseudorandom Techniques

Bardell, Paul H.

Built in Test for VLSI Pseudorandom Techniques - New York : John Wiley, c1987 - XIII, 354 p. : ill

Includes Bibliographical References and Index

0471624632




Integrated Circuits Very Large Scale Integration Testing

621.395 / BAR
Visit counter For Websites

Copyright © 
Engr Abul Kalam Library, NEDUET, 2024